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Abstract
A visible wavelength linear photosensor featuring a pixel size of 3mm has been designed for fabrication using
commercial 0.25mm CMOS technology. For the photo-sensing element, the design uses a special ‘‘deep N-well’’ in P-epi
diode offered by the foundry for imaging devices. Pixel reset is via an adjacent p-FET, thus allowing high reset voltages
for a wide pixel voltage swing. The pixel voltage is buffered using a voltage-follower op-amp and a sampling scheme is
used to allow correlated double sampling (CDS) for removal of reset noise. Reset and signal levels are buffered through
a 16:1 multiplexer to a switched capacitor ampliﬁer which performs the CDS function. Incorporated in the CDS circuit
is a programmable gain of 1–8 for increased signal-to-noise ratio at low signal levels. Data output is via 4 analogue
output drivers for off-chip conversion. Each driver supplies a differential output voltage with a 71V swingfor
improved power supply noise rejection. The readout circuitry is designed for 12 bit accuracy at frame rates of up to
6.25kHz. This gives a peak data rate at each output driver of 10M samples/s. The device will operate on a 3.3V supply
and will dissipate approximately 950mW. Simulations indicate an equivalent noise charge at the pixel of 66.3e
 for a
full well capacity of 255,000e
, giving a dynamic range of 71.7dB.
r 2003 Elsevier B.V. All rights reserved.
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1. Introduction
As satellite imaging moves out of the realms of
governments and into the commercial arena, the
need for smaller, cheaper and more numerous
satellites is growing. A key step towards meeting
this goal is reducing the size of the camera optics
itself. The focal length of the camera is determined
by the desired ground resolution, the height of the
satellite’s orbit, and the pixel size of the imaging
device used. Given the many constraints on
available orbits, the logical place for improvement
is in the image sensor. To this end we are
developinga prototype linear photosensor using
a pixel size of 3mm, intended for use in a push-
broom satellite imaging system operating in the
visible spectrum. Push-broom imagers operate by
usinga linear sensor oriented perpendicular to the
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doi:10.1016/S0168-9002(03)01913-2direction of travel of the satellite, buildingup a
two-dimensional image one line at a time as the
satellite passes over the ground. This system would
operate on a principle similar to the British
TOPSAT camera system [1], and would enable a
ground resolution of 1m to be achieved. Since a
3mm pixel size is beyond the capabilities of most
commercial CCD processes, and due to its
potential for a high level of systems integration,
the sensor will be manufactured usinga commer-
cial 0.25mm CMOS technology with adaptations
for image sensing. The densities of signal routing
and components made possible by the use of this
technology are essential in meeting the challenge of
implementinglow noise readout for a pixel pitch
of 3mm.
2. Chip overview
The prototype chip under development consists
of a linear array of 4096 square pixels of
3mm3mm. Each pixel has its own reset transis-
tor, voltage buffers and sampling capacitors. Fig. 1
shows a block diagram of the chip. These are
arranged in a scheme to allow both the use of
correlated double sampling(CDS) and pipelined
readout. This removes the potentially dominating
kTC reset noise source and allows for operation
with a minimum of dead time. Signals from the
pixel level electronics are then multiplexed on a
16:1 basis to a fully differential switched capacitor
ampliﬁer which performs the CDS function. A
programmable gain of 1–8 is available at this stage
by alteringthe size of the input capacitors to the
CDS ampliﬁer. Once the output of the CDS-gain
ampliﬁer has settled, the output is passed through
a 64:1 multiplexer via a differential buffer to
one of 4 high-speed output drivers. There drivers
are also fully differential and are capable of
drivingan external ADC input channel plus
trackingcapacitance.
For ease of layout the readout structure is split
into odd and even pixels and mirrored about the
pixel array. Odd pixels are therefore read out on
one side and even pixels on the other, allowing
pixel level buffers and capacitors to be laid out on
a more benign 6mm pitch. The four output drivers
are positioned with one in each corner of the chip,
each servinghalf the pixels on a side. Power
supplies and biases are brought in at the ends of
the array due to the tight layout pitch of the pixel
channels, resultingin a need for low wiring
resistances.
2.1. Photodiode structure
The structure of the photosensor itself is very
simple, as can be seen in Fig. 2. The charge
collection element is an N-well in P-epi diode
measuring3 mm2.4mm. The manufacturingpro-
cess to be used is the 0.25mm CIS CMOS process
operated by TSMC and offers a specially modiﬁed
N-well implant intended for use in image sensors
[2]. This is a low doped well which is driven deeper
into the epitaxial layer (0.8–1.0mm) than would
normally be the case. This has the dual beneﬁt of
reducingjunction leakag e currents (due to lower
junction ﬁelds) and improvingsensitivity to long
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Fig. 1. Block diagram of prototype chip.
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silicon. The diode dimensions are selected to be the
largest that will ﬁt in the pixel area. This is to
reduce charge sharing due to diffusing carriers
generated in the silicon below the diodes.
Between integration periods the photodiode
voltage is reset using a small p-MOSFET posi-
tioned just outside the pixel area. Since there is
only a single strip of pixels this can be performed
without serious area penalties, as opposed to two-
dimensional Active Pixel Sensor (APS) arrays
where the reset device is traditionally an n-
MOSFET and must be placed inside the pixel.
The advantage of using a p-type reset transistor is
the higher range of reset voltages it makes
available, as the device will effectively pass
voltages of within a few 100mV of the power
rails. Due to the nature of the elements contribut-
ingto the collection node capacitance, the linearity
of the pixel response improves as the reset voltage
increases. Using a reset voltage as high as possible
will give the best linearity performance; however,
this will be limited by the ﬁnite operatingvoltag e
range of the readout electronics.
2.2. Pixel buffering and sampling
Reset and signal voltages on the photodiode
node are buffered before beingfed to the rest of
the readout circuit. The bufferingarrang ement
serves two purposes, ﬁrstly it isolates the charge
collection node from the rest of the circuit, and
secondly it allows for a pipelined readout archi-
tecture to be implemented with CDS. The struc-
ture of this scheme is shown in Fig. 3.
In this arrangement the pixel ampliﬁer provides
the required isolation of the photodiode and the
drive strength to enable writing to the sampling
capacitors. The remaining3 buffers are present to
perform the same function for signals stored on
capacitors Cb,C r,a n dC s. Due to the space
limitations involved, these capacitors are realised
usingn-MOSFET g ate capacitances. Operation of
the circuit takes place as follows: At the beginning
of a frame all pixels are reset to the desired voltage
and this level, includingkTC noise, is sampled
onto Cb through the pixel ampliﬁer. At this point
the integration period begins and charge builds up
on the diode capacitance. Towards the end of the
integration period the sampled reset voltage is
transferred from Cb to Cr via the buffer ampliﬁer.
Once integration is complete, the signal voltage on
the diode is written straight to Cs through the pixel
and buffer ampliﬁers. Since the reset level has been
transferred to Cr, the capacitor Cb is ready to
accept a new reset level. This sequence means that
the only dead time in the system is the time
required for the pixels to reset.
As can be seen from Figs. 3 and 4 the buffers
used are voltage-followers with the op-amps
implemented as cascoded differential pairs. While
this method uses considerably more space than a
traditional APS source-follower, it confers beneﬁts
in terms of gain and linearity. A source-follower in
this situation would need to be an n-MOSFET due
to the high reset voltage used on the pixel. This will
then suffer from sub-unity gain caused by a
changing threshold voltage due to the body effect
[3]. The voltage-followers used in this case give a
gain of around 0.995, in contrast to the source-
follower with a gain of around 0.86. Linearity
nearly an order of magnitude better at 70.25% is
also provided by this implementation. While the
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Fig. 2. Structural and schematic design of pixel. Fig. 3. Pixel buffering and sampling scheme.
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voltage-follower, the low gain negates most of this
advantage while also magnifying the effect for
noise sources further down the readout chain. It is
also worth notingthat since both the source and
drain of the voltage-follower input device track the
gate voltage, as opposed to just the source of the
source-follower, the input device contributes less
capacitance to the conversion node. This allows a
larger device to be used without compromising
conversion gain or linearity, improving the noise
performance of the buffer.
2.3. Correlated double sampling and gain ampliﬁer
Due to the relatively large capacitance of the
charge collection node (approximately 20.7fF),
kTC noise from the reset would be very large in
this circuit. For this reason a CDS circuit has been
included to remove this noise component,
although as with all CDS circuits, this gives a O2
increase in noise from the proceedingstag es
because of the double sample. Given that the two
samplingcapacitors and buffers are included at the
pixel level no extra circuitry is required to perform
the CDS function, all that is needed is already
present in the switched capacitor gain stage and
the fully differential op-amp. Fig. 5 shows the
structure of the CDS-gain ampliﬁer feedback
network. The gain function is implemented with
the use of a selectable capacitor bank on the
ampliﬁer inputs. The size of the input capacitance
can then be controlled to give a particular gain.
Two features of interest are present in the reset
conﬁguration of the circuit (switches f1i nFig. 5).
The ﬁrst is input offset cancellation as the offset is
stored across the input and feedback capacitors
duringreset. In this manner the circuit can remove
an ampliﬁer input offset of up to 300mV without
impactingthe closed-loop performance of the op-
amp. The second involves the introduction of an
output offset by charging the output side of the
feedback capacitors to reference voltages. Due to
the nature of N-in-P photodiodes, the diode
capacitance will always be reset to a high voltage
which is then reduced by the negatively charged
electrons as they are collected. Therefore the signal
voltage will always be lower than or equal to the
reset voltage. In a fully differential circuit this
wastes half the output range of the system. To
address this problem offsets are applied during
reset so that a zero value differential input signal
results in a negative output signal. The magnitude
of this output is determined by the difference
between the offset reference voltages applied (ref+
and ref in Fig. 5) and is independent of gain.
Offsets of up to 71V can be accommodated,
although only negative offsets are useful. In this
manner the full output range of the differential
circuit can be utilised.
2.4. Output multiplexer
Once the CDS-gain circuit has processed the
reset and signal voltages, the data must be brought
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Fig. 4. Voltage-follower buffer architecture.
Fig. 5. CDS-gain circuit. Switches f1 are closed duringreset,
f2 during signal processing.
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drivers, and therefore a multiplexer must be placed
between the 256 CDS circuits and the output
drivers. This multiplexer is broken down into four
sections, one for each driver. The multiplexer itself
consists of 2 levels of 8:1 multiplexers, which gives
an effective trade off between loadingand
excessive complexity. Due to the necessarily higher
speed of the output drivers and multiplexer, a
high-speed unity gain buffer is placed after each
CDS-gain stage to drive the rapidly changing load
to the output. This buffer is a fully differential op-
amp in a switched capacitor conﬁguration, as
shown in Fig. 6.
The multiplexer itself is controlled by a 2-level
shift register. This is designed to increment the
register controlling each 8:1 sub-multiplexer as
soon as it has been read. The result is that the mux
driver can charge the capacitive load of the
multiplexer in stages, rather than all at once. This
is performed to reduce slewingand ease settling
time requirements.
The design of the multiplexer buffer is a
traditional three-stage ampliﬁer design with sec-
ond-stage Miller compensation [4]. The third-stage
source-followers are added to isolate the load
capacitance from the second gain stage. Speed
performance for this circuit is limited by the input
capacitance of the output drivers as the source-
follower stage slews across much of the output
range. Internal biasing gives a slew rate of 66.7V/
ms, and allowingrecovery and settlingtime this
restricts the data rate through driver/multiplexer
circuit to a maximum of 10MSPS.
2.5. Output driver
Data are passed off chip via analogue output
drivers at the corners of the chip. Each driver is a
unity gain fully differential op-amp capable of
drivingup to 15pF of trackingcapacitance and
15pF of ADC input capacitance. A 50O series
resistor is required between each chip output and
the external ADC inputs to help isolate the driver
from the ADC load. The drivers themselves consist
of a differential folded cascode circuit with extra
common source output stages to provide the
required drive strength.
3. Simulated performance
Performance issues for this design can be
subdivided into two categories: those associated
with the pixel structure and those associated with
the readout chain.
The exact performance of the pixel itself is
strongly dependent on the details of the fabrica-
tion process. Since many of these details such as
dopinglevels, well and diffusion depths, and
junction proﬁles are not made available to users
detailed simulation of the pixel (i.e. ﬁnite element
analysis) is unlikely to yield any meaningful
results. However, the chosen process has demon-
strated a frequency response suitable for the
application [2], and Hspice models provided for
the diode structures are available for electrical
circuit simulations.
The design of the pixel itself, with the absence of
any metal routing, will allow for a ﬁll factor of
100%. This will improve the sensitivity of the
device, but may lead to increased charge sharing
between neighbouring pixels. The diode has been
laid out in such a way as to minimise this effect,
but the small pixel pitch and thick epitaxial layer
(8mmo nB720mm substrate) employed in the
process suggest more serious problems than are
encountered with 3.3 and 4mm pixels [2,5]. The
large diode size increases the leakage or dark
current across its depletion region; however,
models for the diode used predict dark current to
be around 1.24fA for a reset voltage of 3V at
40C.
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Fig. 6. Mux driver and output multiplexer.
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voltage dependency of the pixel capacitance. Due
to its makeup of depletion regions and an n-
MOSFET gate the capacitance of the charge
collection node can change substantially over the
wide 2V voltage range employed in this circuit.
The change in pixel capacitance can be seen in
Fig. 7.
The percentage error graph in Fig. 8 shows the
deviation from a nominal equivalent capacitance,
in this case of 20.7fF. Over the full 2V pixel swing
this is 73.2%. This gives a conversion gain at
the pixel of 7.75mV/e
, and a full well capacity
of 250ke
.
Compared to the pixel characteristics, the errors
resultingfrom the linearity of the ampliﬁers are
almost negligible, being in the range of 70.25%.
This may be further reduced by usinga photo-
diode reset voltage below the design maximum of
3V. This is due to the voltage-follower used for
pixel bufferingand samplinghavingan optimal
input range of 1–2.5V range. However, this will
have a negative impact on the pixel linearity which
may outweigh any beneﬁt gained.
Noise generated in the readout circuit is not
dominated by any one source, with the magnitudes
of all major sources fallingin a narrow rang e.
Noise sources were estimated usingHspice AC
simulations, integrating from 1Hz to 1GHz. The
lower limit was chosen since the noise power in the
sub 1Hz band of the simulated circuits is insignif-
icant relative to that over higher frequencies. The
upper limit is a result of speciﬁed accuracy limits
on the Hspice models provided by the foundry.
Table 1 shows the noise contribution from each
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Fig. 7. Pixel node capacitance as a function of charge collected.
Reset voltage is 3V.
Fig. 8. Pixel node voltage linearity as a function of charge
collected. Reset voltage is 3V.
Table 1
Noise sources listed by component. Simulated usingHspice,
integrating from 1Hz to 1GHz
Noise source Output
noise
(mVrms)
Gain to
pixel
ENC (e
)
Pixel amp 131.8 0.994 17.11
Buffer amp 89.8 0.990 11.71
Mux amp 87.4 0.986 11.44
CDS gain amp 154.0 0.986 20.15
Mux driver 203.4 0.986 26.65
Output driver 112.1 0.986 14.67
CDS gain amp (reset) 132.6 0.986 17.35
Mux driver (reset) 223.9 0.986 29.30
Output driver (reset) 60.4 0.986 7.90
Cb kT/C 71.3 0.994 9.25
Cr,C s kT/C 71.3 0.990 9.29
CCDS kT/C at gain=1 69.3 0.986 9.07
Cmux at Co/p kT/C 58.8 0.986 7.69
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as the integrated output noise and equivalent noise
charge (ENC) at the pixel. Note that summing
these noise contributions to give a total is some-
thingof an oversimpliﬁcation since noise g ener-
ated in one ampliﬁer is subject to the transfer
functions, and hence ﬁltering, of subsequent
stages. Table 2 shows integrated noise values when
the circuit elements are simulated together. The
results have been broken down to reﬂect the
various steps in the readout process of the circuit
to take this ﬁlteringeffect into account. In both
cases noise ﬁgures are estimates only since ﬁltering
due to ﬁnite samplingperiods is not taken into
account.
As can be seen in Table 1, the two main
contributors are the low power differential ampli-
ﬁers used in the CDS-gain circuit and the multi-
plexer driver. In both cases, these ampliﬁers
produce considerable noise duringboth reset and
samplingphases of their operation. Noise perfor-
mance in both cases is hampered by the require-
ment for high bandwidth and low current
consumption, since in both cases the circuit is
instantiated 256 times on the chip. Following
behind these is the pixel voltage buffer ampliﬁer,
which contributes to the noise twice because of the
CDS technique employed. As with the fully
differential ampliﬁers, this circuit cannot be
optimised for noise due to constraints placed on
it. In this case the contribution of the input n-
MOSFET connected to the photodiode towards
the conversion capacitance means the gate area
must be kept small. The use of a large MOSFET
for optimal noise performance would therefore
adversely affect both the linearity and the conver-
sion gain of the pixel.
Power consumption and maximum frame rate
go hand in hand since the frame rate determines
the bandwidth requirements for the ampliﬁers, and
hence their power supply needs. This prototype
chip is designed for a minimum frame time of
160ms, which corresponds to a frame rate of
6.25kHz. The CDS, multiplexer driver and output
driver ampliﬁers are all designed with sufﬁcient
bandwidth and gain to settle to 12-bit accuracy in
the time allowed by this frame rate. Operation at
160ms results in a CDS rate of 100k samples/s,
with the multiplexer driver and output driver
runningat a burst rate of 10M samples/s. For
every ampliﬁer in the design, the current usage has
been kept to the minimum, which coupled with the
need for large sampling capacitors to reduce kT/C
noise, inevitably leads to problems with output
slewing. Ampliﬁers therefore have bandwidths that
are sufﬁcient to settle in an appropriate time once
slewinghas ceased. Table 3 shows the current
requirements of each ampliﬁer and the number of
instances in the design. The total current usage for
the prototype chip will be 281mA at a supply
voltage of 3.3V, giving a power dissipation of
approximately 930mW.
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Table 3
Current usage by ampliﬁer
Ampliﬁer Supply current
(mA)
Instances
in design
Pixel amp 10 4096
Buffer amp 10 4096
Mux amp 5 8192
CDS gain diff amp 60 256
Mux driver diff amp 480 256
Output driver diff amp 5000 4
Table 2
Noise sources listed as steps in the readout process
Operation Output
noise
(mVrms)
Gain to
pixel
ENC (e
)
Write Vr to Cr 131.8 0.994 17.11
Transfer Vr to Cr 90.7 0.990 11.83
Transfer Vs to Cs 149.8 0.990 19.52
VrVs to output 238.1 0.986 31.16
CDS gain amp (reset) 132.6 0.986 17.35
Mux driver (reset) 223.9 0.986 29.30
Output driver (reset) 60.4 0.986 7.90
Cb kT/C 71.3 0.994 9.25
Cr,C s kT/C 71.3 0.990 9.29
CCDS kT/C at gain=1 69.3 0.986 9.07
Cmux and Co/p kT/C 58.8 0.986 7.69
Total 513.8 0.986 66.30
Simulated usingHspice, integ ratingfrom 1Hz to 1GHz.
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We have designed a prototype linear photo-
sensor using3 mm pixels for use in visible
wavelength satellite-based Earth observation. The
small pixel size allows for high-resolution imaging
with compact camera designs, reducing instrument
costs. On-chip CDS removes pixel reset noise while
programmable gain allows users to maintain a
reasonable signal-to-noise ratio at low signal
levels. The feasibility of the device has been
demonstrated by simulation, showingg ood noise
performance with a large full well capacity.
The prototype is beingfabricated on a commer-
cial 0.25mm CMOS process adapted for image
sensors. Successful operation of the prototype
would allow for scalingof the concept to more
complex devices. Such devices could feature one or
more arrays of up to 8096 pixel for larger scale,
high-resolution colour imaging. Integrating
further systems into the design, such as on-chip
ADCs and advanced control logic, would allow
for the construction of a camera-on-a-chip system.
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